

## Description

# METHOD FOR REDUCING SHALLOW TRENCH ISOLATION CONSUMPTION IN SEMICONDUCTOR DEVICES

### BACKGROUND OF INVENTION

[0001] The present invention relates generally to semiconductor device processing and, more particularly, to a method for reducing shallow trench isolation consumption in semiconductor devices.

[0002] In typical semiconductor device manufacturing processes, trench isolation, particularly shallow trench isolation (STI), is used to replace conventional local oxidation of silicon (LOCOS). An STI region is generally composed of a pure oxide material, such as a high-density plasma (HDP) oxide or a plasma tetraethyl orthosilicate (TEOS). Since the STI trench formation and STI fill processes are performed at the beginning of the chip manufacturing process, the STI oxide encounters many subsequent wet etch processing steps (e.g., with dilute hydrofluoric acid (HF) or buffered

HF), as well as dry etching steps (e.g., reactive ion etching (RIE)). Thus, as a normal part of the fabrication process leading to the final device, at least a portion of the STI oxide will be etched away. This leads to a change in the height of the STI oxide as compared with the rest of the silicon active area (both of which exhibit various height changes as the silicon wafer proceeds through the chip manufacturing process).

[0003] Because there are many etch steps between STI formation and polysilicon deposition, and because each etching step has individual variables associated therewith, there is often a lack of control over the amount of etching the STI actually undergoes. In wet chemical baths, for example, the HF concentration is known to change over the life of the bath. Also, depending on the application technique used to administer the HF, there may also be variations of the etching rate on the wafer itself. Similarly, RIE tools, which typically process one wafer at a time, have well known across-wafer variations and wafer-to-wafer variations.

[0004] One way to reduce the erosion of the STI region is simply to eliminate as many wet and dry etch steps as possible between STI formation and deposition. For example, elim-

ination of the sacrificial oxidation and oxide strip steps used to condition the active area surface provides some simplification. However, this approach can only be taken so far, as some of these steps may be necessary to create the final circuit and achieve necessary yield. Another way to reduce STI erosion is to reduce the amount of exposure to chemical etchants used in each of the required etch steps. Likewise, this approach is problematic since the etchant steps are often made intentionally long in order to remove particulates, remedy inconsistent oxide thicknesses or create hydrogen-terminated surfaces for subsequent processes.

[0005] Other efforts have been made to form caps over the STI material in order to inhibit STI erosion during subsequent etching steps used to form the active areas. For example, U.S. Patent No. 6,146,970 to Witek, et al. describes the use of a silicon nitride or nitrogen-rich silicon oxynitride layer for capping an oxide STI material such as TEOS. However, the Witek, et al. bilayer approach adds significant cost and process complexity to the formation of STI. In particular, Witek, et al. use two separate liner processes, two separate deposition processes and two separate CMP processes.

[0006] In this regard, acceptable solutions to the erosion of STI are preferably simple and cost-effective. In addition to exhibiting simplicity and low cost, acceptable solutions should have sufficient robustness such that it is unnecessary to constrain other process variables simply to control STI height. At the same time, such solutions must preferably fit within existing processes so as to avoid affecting product yield and cost.

[0007] STI consumption is a particularly significant challenge for state of the art, high performance CMOS. One requirement is that STI to active area step height be minimal (e.g., less than about 20 nm), just prior to gate poly deposition. If this requirement is not met then the gate stack lithography may be compromised. The step height requirement is even more stringent for ultra-thin Si channel devices. If the STI is recessed below the active area, then a re-entrant structure is formed which can trap gate poly that cannot be removed by the gate stack etch. In the case of process flows using raised source/drain diffusions, the STI to active area step height should still be slightly positive. The slightly positive step with the STI is higher is needed to prevent lateral growth of the raised source/drain regions which can cause shorting for minimum-spaced ac-

tive area features.

[0008] In the case of bulk devices, the STI/active area step height must not be lower than the source drain junction at the time of silicidation. High off current can result from silicide bridging from the source drain to the well. Accordingly, for these and other reasons, a need exists for an effective method for reducing STI consumption.

#### **SUMMARY OF INVENTION**

[0009] The foregoing discussed drawbacks and deficiencies of the prior art are overcome or alleviated by a method for reducing shallow trench isolation (STI) consumption during semiconductor device processing. In an exemplary embodiment, the method includes forming a hardmask over a semiconductor substrate, patterning the hardmask and forming a trench within the substrate. The trench is filled with an insulative material that is implanted with boron ions and thereafter annealed.

[0010] In another aspect, a method for reducing the etch rate of an insulator layer includes implanting the insulative material with boron ions, and annealing the insulative material.

[0011] In still another aspect, a semiconductor device trench isolation structure includes a substrate having a trench region filled with an insulative material, wherein the insula-

tive material is implanted with boron ions and thereafter annealed.

## **BRIEF DESCRIPTION OF DRAWINGS**

[0012] Referring to the exemplary drawings wherein like elements are numbered alike in the several Figures:

[0013] Figures 1 through 6 illustrate, in cross-sectional views, a method for forming shallow trench isolations with reduced consumption susceptibility, in accordance with an embodiment of the invention.

## **DETAILED DESCRIPTION**

[0014] The primary source of shallow trench isolation (STI) consumption during semiconductor device manufacturing is hydrofluoric acid (HF) cleaning, which is typically performed prior to gate dielectric, raised source/drain and silicide formation. It has recently been observed that there is a significant reduction in etch rate for boron-implanted and annealed high-density plasma (HDP) oxide as compared to non-implanted HDP oxide and phosphorus-implanted HDP oxide using HF chemistries. Accordingly, the present disclosure introduces a novel integration scheme wherein boron is selectively implanted and annealed into the STI region in a self-aligned manner. The scheme al-

lows for the reduction in STI consumption by about 15% or more as compared to non-implanted STI.

[0015] Briefly stated, an exemplary embodiment of a method for reducing shallow trench isolation (STI) consumption utilizes a standard process flow for initially creating an STI. Then, following an insulative material (e.g.,  $\text{SiO}_2$ ) recess process, the wafer is ion implanted with boron. Since the hardmask used to form the STI (e.g., a pad nitride) covers the active device regions, the boron material has no influence on the device characteristics. On the other hand, the HDP oxide implanted with boron and thereafter annealed has been found to etch at a reduced rate of about 15% or more, compared to intrinsic and phosphorous-implanted HDP oxide. An exemplary process flow is illustrated in Figures 1–6.

[0016] As initially shown in Figure 1, a semiconductor device 100 includes a substrate 102 (e.g., bulk silicon, silicon-on insulator, etc.) having a pad oxide layer 104 formed thereupon. The pad oxide layer 104 may be, for example, a thermally grown silicon dioxide ( $\text{SiO}_2$ ) layer. Then, a pad nitride layer 106 (e.g., SiN) is formed over pad oxide layer 104 to serve as a hardmask for subsequent STI patterning, as illustrated in Figure 2. In particular, Figure 2 illustrates

a plurality of individual openings 108 that may be patterned in the hardmask using conventional lithography and etching steps. Thus, during the trench etch process, the pad nitride layer 106 may be used as a hardmask to etch the silicon trenches. Alternatively, the hardmask patterning photoresist (not shown) may be kept in place and used to etch the trenches.

[0017] In either case, Figure 3 illustrates the formation of individual trenches 110 in the substrate 102, using the patterned openings 108. Then, an insulative STI material 112 is formed within the trenches 110, including the openings 108 formed in the pad nitride/pad oxide hardmask, and is subsequently planarized by chemical mechanical polishing (CMP), as illustrated in Figure 4. In an exemplary embodiment, the insulative material is a high-density plasma (HDP) oxide deposited within the trenches 110 and openings 108. The HDP  $\text{SiO}_2$  deposition may be implemented in accordance with any suitable process known in the art. In addition, a liner material may optionally be formed within the trenches 110 prior to HDP deposition. For example, the liner material may include a  $\text{SiO}_2$  liner, or a nitride (SiN) liner to serve as a diffusion barrier. Once the HDP oxide material 112 is deposited, an HDP annealing



step may also be performed.

[0018] Referring now to Figure 5, an trench recess step is used to recess a portion of the HDP oxide material 112 so as to create the individual STIs 114 at a desired step height with regard to the pad oxide layer 104. Finally, as shown in Figure 6, a boron ion implant (I/I) is performed (as indicated by the arrows) with the pad nitride 106 hardmask still in place, thereby self-aligning the boron implant to the STIs 114. The implant energy and pad SiN 106 thickness may be used as parameters in order to define the implant profile, while preventing the active regions of the device 100 from being implanted with the boron. Following the ion implantation, an annealing step is performed.

[0019] The table shown below illustrates a comparison between etch rates of undoped STI material, versus phosphorus-implanted (N+) HDP oxide and boron-implanted (P+) HDP oxide, with and without an annealing step. The data shown therein was determined using 40:1 buffered HF (BHF) etch chemistry.

[0020]

<u>Film</u>	<u>Dopant</u>	<u>No Anneal Etch rate</u>	<u>1050°C Spike Anneal</u>
HDP Oxide	none	193 Å/min	193 Å/min
HDP Oxide	phosphorus	360 Å/min	294 Å/min
HDP Oxide	boron	245 Å/min	161 Å/min

[0021] For the phosphorus (N+) ion implantation, a germanium

dose of about  $3 \times 10^{14}$  atoms/cm<sup>2</sup> at an implant energy of about 30 keV, and a phosphorus dose of about  $1 \times 10^{15}$  atoms/cm<sup>2</sup> at an implant energy of about 12 keV was used. For the boron (P+) implant, a germanium dose of about  $3 \times 10^{14}$  atoms/cm<sup>2</sup> at an implant energy of about 30 keV, and a boron dose of about  $6 \times 10^{15}$  atoms/cm<sup>2</sup> at an implant energy of about 9 keV was used. In both instances, the ion implantations were carried out at a zero degree angle.

[0022] As can be seen from the table above, without an annealing step, the undoped STI material has a smaller etch rate with respect to both phosphorus (N+) and boron (P+) doping. With an annealing step, there is substantially no change with respect to undoped STI material. It is further noted that, with the doped and annealed samples, there is a decreased etch rate of both phosphorus (N+) and boron (P+) doped HDP oxide as respectively compared to the un-annealed, doped wafers. However, the annealed phosphorus (N+) type STI material still has a greater etch rate than the undoped oxide. On the other hand, the combination of the boron doping with the annealing step results in a reduced etch rate of about 161 Å/minute.

[0023] As will be appreciated, the particular implant dosage and

energy of the boron ion implantation step will depend on certain parameters such as oxide thickness, for example. Accordingly, an exemplary range of boron implantation dosage may be from about  $1 \times 10^{15}$  atoms/cm<sup>2</sup> to about  $2 \times 10^{16}$  atoms/cm<sup>2</sup>, or more preferably, from about  $3 \times 10^{15}$  atoms/cm<sup>2</sup> to about  $1 \times 10^{16}$  atoms/cm<sup>2</sup>. It is further contemplated that the above described method may have additional applicability to other insulative layers in addition to shallow trench isolation structures. More generally, the method may be used whenever it is desired to reduce the etch rate of an oxide layer.

[0024] While the invention has been described with reference to a preferred embodiment or embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted for elements thereof without departing from the scope of the invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the invention without departing from the essential scope thereof. Therefore, it is intended that the invention not be limited to the particular embodiment disclosed as the best mode contemplated for carrying out this invention, but that the invention will include all embodiments falling

within the scope of the appended claims.